IBM PPC440X5 manuels

Manuels d'utilisation et guides de l'utilisateur pour Processeurs IBM PPC440X5.
Nous fournissons des manuels en pdf 1 IBM PPC440X5 à télécharger gratuitement par type de document : Manuel d'utilisateur


Ibm PPC440X5 Manuel d'utilisateur (590 pages)


marque: Ibm | Catégorie: Processeurs | Taille: 6.59 MB |

 

Table des matières

PPC440x5 CPU Core

1

User’s Manual

1

Preliminary

1

Copyright and Disclaimer

2

Contents

3

Page 4 of 583

4

Page 5 of 583

5

Page 6 of 583

6

Page 7 of 583

7

Page 8 of 583

8

Page 9 of 583

9

PPC440x5 CPU Core Preliminary

10

Page 10 of 583

10

Page 11 of 583

11

Page 12 of 583

12

Page 13 of 583

13

Page 14 of 583

14

Page 15 of 583

15

Page 16 of 583

16

Page 17 of 583

17

Page 18 of 583

18

Page 19 of 583

19

Page 20 of 583

20

Page 21 of 583

21

Page 22 of 583

22

About This Book

23

Notation

24

Related Publications

25

Page 26 of 589

26

1. Overview

27

– 64-bit time base

28

Page 29 of 589

29

1.3 PPC440x5 Organization

30

Page 31 of 589

31

Page 32 of 589

32

Page 33 of 589

33

Page 34 of 589

34

1.4 Core Interfaces

35

Page 36 of 589

36

Page 37 of 589

37

Page 38 of 589

38

2. Programming Model

39

Page 40 of 589

40

Page 41 of 589

41

Page 42 of 589

42

Page 43 of 589

43

Page 44 of 589

44

Page 45 of 589

45

Page 46 of 589

46

2.2 Registers

47

Page 48 of 589

48

Page 49 of 589

49

Page 51 of 589

51

Page 52 of 589

52

2.3 Instruction Classes

53

Page 54 of 589

54

Page 55 of 589

55

Page 56 of 589

56

Page 57 of 589

57

Page 58 of 589

58

.]” syntax

59

Page 61 of 589

61

.]” and “[o]”

63

2.5 Branch Processing

64

Page 65 of 589

65

Page 66 of 589

66

Page 67 of 589

67

Page 68 of 589

68

Page 69 of 589

69

Page 70 of 589

70

2.6 Integer Processing

71

Page 72 of 589

72

Page 73 of 589

73

2.7 Processor Control

74

Page 75 of 589

75

Page 76 of 589

76

Page 77 of 589

77

Page 78 of 589

78

Page 79 of 589

79

2.8 User and Supervisor Modes

80

2.9 Speculative Accesses

81

2.10 Synchronization

82

Page 83 of 589

83

Page 84 of 589

84

3. Initialization

85

Page 86 of 589

86

Page 88 of 589

88

3.2 Reset Types

89

3.3 Reset Sources

89

Page 90 of 589

90

Page 91 of 589

91

Page 92 of 589

92

Page 93 of 589

93

Page 94 of 589

94

Page 95 of 589

95

Page 96 of 589

96

Page 97 of 589

97

Page 98 of 589

98

Page 99 of 589

99

Page 100 of 589

100

Preliminary PPC440x5 CPU Core

101

Page 101 of 589

101

TRANSIENT LINES

102

LOCKED LINES

102

NORMAL LINES

102

Page 103 of 589

103

Page 104 of 589

104

Programming Note:

105

Page 106 of 589

106

Page 107 of 589

107

Page 108 of 589

108

Page 109 of 589

109

Page 110 of 589

110

Page 111 of 589

111

Page 112 of 589

112

0 Cache line is not valid

113

1 Cache line is valid

113

0 TID enable

114

1 TID disable

114

4.3 Data Cache Controller

115

Page 116 of 589

116

Page 118 of 589

118

Page 119 of 589

119

Page 120 of 589

120

Page 121 of 589

121

Page 122 of 589

122

Page 123 of 589

123

Page 124 of 589

124

Page 125 of 589

125

Page 126 of 589

126

Page 127 of 589

127

Page 129 of 589

129

Page 130 of 589

130

Page 131 of 589

131

Page 132 of 589

132

5. Memory Management

133

Page 134 of 589

134

Page 135 of 589

135

Page 136 of 589

136

Page 137 of 589

137

5.3 Page Identification

138

Page 139 of 589

139

5.4 Address Translation

140

MSR[IS] for instruction fetch

141

5.5 Access Control

142

Page 143 of 589

143

Page 144 of 589

144

5.6 Storage Attributes

145

Page 146 of 589

146

5.7 Storage Control Registers

147

Page 148 of 589

148

Page 149 of 589

149

Page 150 of 589

150

5.8 Shadow TLB Arrays

151

Page 152 of 589

152

Page 153 of 589

153

Page 154 of 589

154

5.11 TLB Parity Operations

155

Page 156 of 589

156

Page 157 of 589

157

Page 158 of 589

158

6. Interrupts and Exceptions

159

Page 160 of 589

160

Page 161 of 589

161

6.3 Interrupt Processing

162

Page 163 of 589

163

Page 164 of 589

164

Page 165 of 589

165

Page 166 of 589

166

Page 167 of 589

167

Page 168 of 589

168

Page 169 of 589

169

Page 170 of 589

170

Page 171 of 589

171

Page 172 of 589

172

Page 173 of 589

173

Page 174 of 589

174

6.5 Interrupt Definitions

175

Page 176 of 589

176

Page 177 of 589

177

Page 178 of 589

178

Page 179 of 589

179

Page 180 of 589

180

Page 181 of 589

181

Page 182 of 589

182

Page 183 of 589

183

Page 184 of 589

184

Page 185 of 589

185

Page 186 of 589

186

Page 187 of 589

187

Page 188 of 589

188

Page 189 of 589

189

Page 190 of 589

190

Page 191 of 589

191

Page 192 of 589

192

Page 193 of 589

193

Page 194 of 589

194

Page 195 of 589

195

Page 196 of 589

196

Page 197 of 589

197

Machine State Register (MSR)

198

ME Unchanged

198

All other MSR bits set to 0

198

Page 199 of 589

199

Page 200 of 589

200

Page 201 of 589

201

6.7 Exception Priorities

202

Page 203 of 589

203

Page 204 of 589

204

Page 205 of 589

205

Page 206 of 589

206

Page 207 of 589

207

Page 208 of 589

208

7.1 Time Base

209

Page 210 of 589

210

7.2 Decrementer (DEC)

211

Page 212 of 589

212

7.4 Watchdog Timer

213

Page 214 of 589

214

Page 215 of 589

215

Page 216 of 589

216

Page 217 of 589

217

Page 218 of 589

218

8. Debug Facilities

219

Page 220 of 589

220

8.3 Debug Events

221

IAC Event Enable Field

222

IAC Mode Field

222

IAC User/Supervisor Field

223

Page 224 of 589

224

Page 225 of 589

225

DAC Event Enable Field

226

DAC Mode Field

227

DAC User/Supervisor Field

228

DVC Byte Enable Field

228

Page 229 of 589

229

Page 230 of 589

230

Page 231 of 589

231

DVC Mode Field

232

Page 233 of 589

233

Page 234 of 589

234

Page 235 of 589

235

Page 236 of 589

236

Page 237 of 589

237

8.4 Debug Reset

238

8.5 Debug Timer Freeze

238

8.6 Debug Registers

238

01 Core reset

239

01 Reserved

240

≤ address < IAC2

241

≤ address < IAC4

241

Page 242 of 589

242

Page 243 of 589

243

Page 245 of 589

245

Page 246 of 589

246

Page 247 of 589

247

Page 248 of 589

248

9. Instruction Set

249

9.2 Instruction Formats

250

9.3 Pseudocode

251

Page 252 of 589

252

9.4 Register Usage

253

PPC440x5 core

254

Registers Altered

255

Add Carrying

256

Add Extended

257

Add Immediate

258

Programming Note

258

Add Immediate Carrying

259

Invalid Instruction Forms

262

AND with Complement

265

AND Immediate

266

AND Immediate Shifted

267

Branch Conditional

270

Page 270 of 589

270

Page 271 of 589

271

← CIA + 4

272

Page 273 of 589

273

Page 274 of 589

274

Page 276 of 589

276

Page 277 of 589

277

Page 279 of 589

279

Page 280 of 589

280

Page 281 of 589

281

Programming Notes

284

Count Leading Zeros Word

286

Data Cache Block Allocate

295

Data Cache Block Flush

296

Exceptions

296

Data Cache Block Store

298

Page 301 of 589

301

Data Cache Block Set to Zero

303

Page 303 of 589

303

Architecture Note

304

Data Cache Read

305

Divide Word

307

Divide Word Unsigned

308

Equivalent

310

Extend Sign Byte

311

Extend Sign Halfword

312

Instruction Cache Block Touch

315

Page 315 of 589

315

Instruction Cache Read

317

Instruction Synchronize

320

Load Byte and Zero

321

Load Byte and Zero Indexed

324

Load Halfword Algebraic

325

Load Halfword and Zero

330

Load Multiple Word

334

Load Word and Reserve Indexed

339

Load Word and Zero

341

Load Word and Zero Indexed

344

Move Condition Register Field

358

Move From Condition Register

360

Page 364 of 589

364

Page 365 of 589

365

Page 371 of 589

371

Page 372 of 589

372

OR with Complement

393

OR Immediate

394

OR Immediate Shifted

395

Return From Interrupt

397

Page 401 of 589

401

Page 402 of 589

402

Shift Left Word

405

Shift Right Word

408

Store Byte

409

Store Byte with Update

410

Store Byte Indexed

412

Store Halfword

413

Store Halfword with Update

415

Store Halfword Indexed

417

Store Multiple Word

418

Store Word

422

Page 425 of 589

425

Store Word with Update

426

Store Word Indexed

428

Subtract From

429

Subtract From Carrying

430

Subtract From Extended

431

TLB Read Entry

435

Page 435 of 589

435

TLB Synchronize

438

Trap Word

441

Page 441 of 589

441

Page 442 of 589

442

Trap Word Immediate

444

Page 444 of 589

444

Extended mnemonic for

445

Invalid Instruction Forms:

446

XOR Immediate

449

XOR Immediate Shifted

450

10. Register Summary

451

ICDBDR, ICDBTRH, ICDBTRL

452

Page 453 of 589

453

Page 454 of 589

454

Page 455 of 589

455

Page 456 of 589

456

10.2 Reserved Fields

457

10.3 Device Control Registers

457

Page 458 of 589

458

0.Register Summary

459

SPR 0x3B3 Supervisor R/W

460

CCR0 (cont.)

461

SPR 0x378 Supervisor R/W

462

CCR1 (cont.)

463

User Read/Write

464

SPR 0x03A Supervisor R/W

465

SPR 0x03B Supervisor R/W

466

SPR 0x009 User R/W

467

DAC1–DAC2

468

SPR 0x134 Supervisor R/W

469

DBCR0 (cont.)

470

DBCR1 (cont.)

472

Debug Control Register 2

473

Page 473 of 589

473

DBCR2 (cont.)

474

SPR 0x3F3 Supervisor R/W

475

DBSR (cont.)

477

Page 478 of 589

478

Page 479 of 589

479

SPR 0x03D Supervisor R/W

480

SPR 0x016 Supervisor R/W

481

Decrementer Auto-Reload

482

Page 482 of 589

482

DNV0–DNV3

483

DTV0–DTV3

484

DVC1–DVC2

485

SPR 0x398 Supervisor R/W

486

SPR 0x03E Supervisor R/W

487

ESR (cont.)

488

GPR0–GPR31

489

IAC1–IAC4

490

Page 491 of 589

491

Page 492 of 589

492

Page 493 of 589

493

INV0–INV3

494

ITV0–ITV3

495

SPR 0x399 Supervisor R/W

496

IVOR0–IVOR15

497

SPR 0x03F Supervisor R/W

498

SPR 0x008 User R/W

499

Machine Check Status Register

500

Page 500 of 589

500

SPR 0x23A Supervisor R/W

501

SPR 0x23B Supervisor R/W

502

SPR 0x3B2 Supervisor R/W

503

Supervisor R/W

504

MSR (cont.)

505

SPR 0x030 Supervisor R/W

506

Page 507 of 589

507

Processor Version Register

508

Page 508 of 589

508

SPR 39B Supervisor Read-Only

509

SPRG0–SPRG7

510

SPR 0x01A Supervisor R/W

511

SPR 0x01B Supervisor R/W

512

See Time Base on page 209

513

Timer Control Register

515

Page 515 of 589

515

Timer Status Register

516

Page 516 of 589

516

SPR 0x100 (User R/W)

517

Integer Exception Register

518

Page 518 of 589

518

A.1 Instruction Formats

519

A.1.1 Instruction Fields

520

Page 521 of 589

521

Page 522 of 589

522

A.1.2.5 X-Form

523

Page 524 of 589

524

Page 525 of 589

525

Page 526 of 589

526

Page 527 of 589

527

Page 528 of 589

528

Page 529 of 589

529

Page 530 of 589

530

Page 531 of 589

531

Page 532 of 589

532

Page 533 of 589

533

Page 534 of 589

534

Page 535 of 589

535

Page 536 of 589

536

Page 537 of 589

537

←¬((RS) ⊕ (RB))

538

Page 539 of 589

539

Page 540 of 589

540

Page 541 of 589

541

Page 542 of 589

542

← (DCR(DCRN))

543

← (MSR)

543

← (SPR(SPRN))

544

Page 545 of 589

545

Page 546 of 589

546

Page 547 of 589

547

Page 548 of 589

548

Page 549 of 589

549

Page 550 of 589

550

Page 551 of 589

551

Page 552 of 589

552

Page 553 of 589

553

Page 554 of 589

554

Page 555 of 589

555

Page 556 of 589

556

Page 557 of 589

557

Page 558 of 589

558

Page 559 of 589

559

Page 560 of 589

560

Page 561 of 589

561

Page 562 of 589

562

Page 563 of 589

563

Page 564 of 589

564

Page 565 of 589

565

Page 566 of 589

566

Page 567 of 589

567

Page 568 of 589

568

Page 569 of 589

569

Page 570 of 589

570

September 12, 2002

571

H, I, J, K

578

Page 588 of 583

588

Revision Log

589





Plus de produits et de manuels pour Processeurs IBM

Modèles Type de document
Water System SPSS COMPLEX SAMPLES 19 Manuel d'utilisateur   IBM Water System SPSS COMPLEX SAMPLES 19 User's Manual, 288 pages
SY44-5902-05 Manuel d'utilisateur   IBM SY44-5902-05 User's Manual, 358 pages
POWERPC 750GL Manuel d'utilisateur   IBM POWERPC 750GL User's Manual, 377 pages
00Y3677 Fiche technique   IBM Intel Xeon E5-2407 v2, 6 pages
00Y2865 Fiche technique   IBM Intel Xeon E5-2697 v2, 44 pages
00Y3666 Fiche technique   IBM Xeon E5-2440 6C 2.4GHz 15MB, 6 pages
00D7100 Fiche technique   IBM Xeon E5-2407 4C 2.2GHz 10MB Cache 1066MHz 80W, 7 pages
25R8447 Fiche technique   IBM Opteron 270, 71 pages
Intel Xeon E5506 Spécifications   IBM Intel Xeon E5506, 98 pages